

1 METHOD AND APPARATUS FOR DETECTING AN INTERLEAVED CODE

2
3 CROSS REFERENCE TO RELATED APPLICATION

4 This application claims priority from U.S. Provisional Patent Application Serial
5 Nos. 60/164,945, entitled "Interleaved Code Detection," and 60/164,944, entitled
6 "Interleaved Code Structure," both filed November 12, 1999. The disclosures of those
7 provisional patent applications are incorporated herein by reference in their entirety.

8
9 BACKGROUND OF THE INVENTION10 Field of the Invention

11 The present invention relates to digital data communications systems, and, more
12 particularly, to a receiver and methods for detecting a coded signal.

13
14 Description of the Related Art

15 A pseudorandom code, also known as a pseudonoise or PN code, such as a
16 maximum-length binary code (m-sequence) can be used to transmit timing information.
17 The code can be sent repeatedly, in which case the timing is analogous to the ticking of
18 a clock. This can be combined with other data (another code or signal) that effectively
19 identifies each 'tick' as distinct from the others, and thus providing more complete time
20 information such as the precise time of day.

21 The Global Positioning System (GPS) is a satellite based navigation system in
22 which a GPS satellite transmits a signal with a long PN code, called the Precision (P)
23 code. Generally, a high gain, and hence, a high tolerance to noise or jamming, can be
24 achieved by using a long PN code in a spread-spectrum system. The P code, in addition
25 to providing high gain, can be used by a GPS receiver to acquire timing information, and
26 hence make ranging measurements that are used in determining the receiver's position.
27 However, the P code is very long, repeating only once per week. Although the P code's
28 period is that long a GPS receiver will have accurate knowledge of the portion of the P
29 code pattern that the satellite is transmitting at any approximate time. However, the
30 receiver's clock may be in error by as much as plus or minus five seconds before it

receives and processes any GPS signals. Because the P code rate is 10,230,000 chips per second, and because the receiver must try code phases (timings) at half-chip intervals, there are 204,600,000 possible phases to try because of the time uncertainty range. The receiver tries to align and match a known code segment to the received signal, using a correlation function to evaluate the degree of matching. Because PN code have good autocorrelation properties they are widely used in such code matching systems such as GPS. If the codes match, then the receiver has detected the phase of the received code. Providing a clock more accurate than a few seconds in the receiver can be unduly burdensome, and typically will not be included in a receiver.

Another technique conventionally used, as in the GPS system, to detect a coded signal is to employ a second signal with a relatively short code to help acquire the signal with the longer code. The GPS system uses a second signal called the Coarse Acquisition (C/A) code signal. The C/A code has a period of about one millisecond, and therefore repeats often. The C/A code, because of its short repeat interval, does not provide enough information by itself to resolve the time uncertainty. However, it can help the receiver acquire the P code. Using the shorter C/A signal allows a GPS receiver to first detect that signal, which is relatively easy to detect or acquire because of its short code length and rapid repetition. After detecting the C/A code signal, the GPS receiver determines partial timing information from the C/A code signal. The receiver uses that partial timing information from the C/A code signal to reduce the number of code phases that need to be tested by correlation. Without the shorter C/A code signal to assist in narrowing the search for the P code, it would take a very long time for a receiver to acquire the longer P code signal.

Using an additional short-code signal to assist in acquiring a long-code signal requires a receiver to receive and detect two different signals having two different codes. Accordingly, the receiver must include the additional hardware and software to receive and detect two codes. The receiver will have increased concomitant costs and will require additional components and hence more space in order to acquire the two signals. Further, using two codes could take longer to acquire the long code than if only one signal were required to be received and acquired.

0971155-11300

1 An example of a conventional spread-spectrum communications system is
2 described next with reference to Fig. 1. In Fig. 1 a transmitter 1 and a receiver 9 are used
3 in a spread-spectrum system such as the GPS system. The transmitter includes a PN code
4 generator 2 that is controlled by a timing counter 3 and both are clocked by a clock
5 oscillator 4. The PN code generated by generator 2 modulates a carrier signal via
6 modulator 5 which is driven by carrier oscillator 6. Optionally, data can be superimposed
7 onto the code and carrier by using a modulo 2 adder 7. The transmitter 1 transmits the
8 modulated carrier via antenna 8 to a receiver 9. A second PN code generator, timing
9 counter and clock oscillator can be used in the case where the transmitter transmits a
10 second code, such as the C/A code in a GPS transmitter. Similarly, a receiver 9,
11 described next, can include additional, similar components to handle the reception and
12 detection of a second code, such as the C/A code.

13 Receiver 9 receives the transmitted signal via an antenna 10 that provides the
14 received signal to a demodulator 11. The demodulator 11 is driven by a carrier oscillator
15 12, and produces two signals out-of-phase by 90°. Those signals are designated as in-
16 phase (I) and quadrature phase (Q) signals. These two out-of-phase signals are provided
17 to a group of parallel correlators 13. The parallel correlators can include as many
18 correlators as the number of phases of the code to be tested. For example, if the code
19 length is 1023 symbols, or chips, the parallel correlators 13 typically consist of 2046
20 correlators, one correlator for each code phase, at half-chip intervals. Multiple banks of
21 the parallel correlators 13 can be used to correlate different signals, such as in this case
22 where one bank correlates the I-signals and another bank correlates the Q-signals. The
23 parallel correlators 13 are also provided with PN reference codes that correspond to the
24 PN codes generated in the transmitter. PN code generator 14 generates the reference
25 codes. The reference codes can be delayed to correspond to the various phases to be
26 tested. Alternatively, the input signals, here the I and Q signals, can be delayed with
27 various delays and correlated with a single PN code to test the different phases. The PN
28 code generator 14 is driven by a local clock oscillator 15 and timing counters 16 which
29 can effect the different timings for the PN reference codes. The local clock oscillator also
30 drives timing counters 16.

1 The co-pending patent application entitled "Method and Apparatus for Generating
2 an Interleaved Code," which is incorporated herein by reference, describes the generation
3 and transmission of a long code that is composed of two interleaved shorter codes. The
4 two codes can be combined to achieve the performance of a much longer code as
5 described in that co-pending patent application. The combined code also has the attribute
6 that the short codes can be individually detected and they can be used to determine the
7 phase of the longer code. For example, two codes of about one thousand bits in one
8 millisecond can be combined to make a composite code of two million bits in two
9 seconds. This provides one code alignment every two seconds, and increases the noise
10 tolerance two-thousand-fold, which may be necessary if a jamming signal is present on
11 the communication links over which the coded signal is transmitted. The present
12 invention is directed to methods and apparatuses for detecting such an interleaved code.

13 14 SUMMARY OF THE INVENTION

15 Therefore, in light of the above, and for other reasons that will become apparent
16 when the invention is fully described, an object of the present invention is to detect a long
17 code composed from two or more shorter codes.

18 A further object of the present invention is to detect a long code relatively quickly
19 by detecting short codes used to compose the long code.

20 Yet a further object of the present invention is to detect a long code relatively
21 inexpensively by detecting short codes used to compose the long code.

22 A still further object of the present invention is to achieve the performance of
23 receiving a long code while detecting only short codes.

24 Another object of the present invention is to detect the phase of a long code
25 composed of shorter codes and by using timing information from only those shorter
26 codes.

27 Yet another object of the present invention is to detect a signal with increased
28 noise tolerance.

29 Still another object of the present invention is to detect a signal with increased
30 tolerance to a jamming signal.

1 It is a further object of the present invention to reduce the storage requirements
2 for a receiver.

3 It is yet a further object of the present invention to reduce the number of
4 correlators used in a receiver.

5 It is another object of the present invention to reduce the number of reference
6 codes that must be generated in a receiver.

7 The aforesaid objects are achieved individually and in combination, and it is not
8 intended that the present invention be construed as requiring two or more of the objects
9 to be combined unless expressly required by the claims attached hereto.

10 In accordance with one aspect of the present invention, a long code composed
11 from two shorter codes, is detected by the method that includes: a) detecting the two
12 shorter codes; and b) based on the two detected shorter codes determining a phase of the
13 long code. The long code can be composed of symbols of the two shorter codes that are
14 interleaved with one another. If one of the shorter codes is n symbols long and the other
15 one is m symbols long, m can be greater than or equal to n , and m and n preferably are
16 mutually prime, and m can equal $n+1$. Preferably the two shorter codes are pseudonoise
17 (PN) codes, and a sequence of n symbols of the code m symbols long is identical to the
18 sequence of the code n symbols long.

19 According to another aspect of the invention, a long code composed from first and
20 second codes interleaved with each other, is detected from a received signal in which the
21 first code has a length of n symbols and the second code has a length of m symbols. The
22 method includes a) demultiplexing the received signal into alternating symbol streams;
23 b) correlating the first symbol stream with a first reference code to produce a sequence
24 of first correlation signals, and correlating the second symbol stream with a second
25 reference code to produce a sequence of second correlation signals; c) summing the
26 sequence of first correlation signals over a first predetermined length to produce a first
27 correlation sum, and summing the sequence of second correlation signals over a second
28 predetermined length to produce a second correlation sum; and d) processing the first and
29 second correlation sums to produce a signal indicative of the phase of the long code.

30 Part c) of the method includes adding a current first correlation signal x_1 of the
31 sequence of first correlation signals with a rolling sum stored at a current address of a

1 first rolling sum memory thereby generating a first sum, storing the first sum in the first
2 rolling sum memory at the current address, and incrementing the first rolling sum
3 memory's address modulo n , and performing similar operations for a second group of
4 correlation signals using a second rolling sum memory. The method further includes
5 subtracting first and second sum delay values from the first and second sums,
6 respectively, to generate first and second difference signals, wherein the first sum delay
7 value corresponds to the $(x1-n)$ th rolling sum and the second sum delay value
8 corresponds to the $(x2-m)$ th rolling sum. The first sum is stored in a first sum delay
9 memory at a current address of the first sum delay memory, and then the first sum delay
10 memory's address is incremented modulo $n \cdot m$. The second sum is stored in a second
11 sum delay memory at a current address of the second sum delay memory, and then the
12 second sum delay memory's address is incremented modulo $n \cdot m$.

13 One of the first and second difference signals is delayed by a predetermined delay,
14 and first and second correlation sums are output. A merit function is applied to the first
15 and second correlation sums, and the phases of the first and second short codes are
16 determined based on the merit function. The phase of the long code is detected based on
17 the phases of the first and second short codes.

18 In yet another aspect of the invention there is provided an apparatus that receives
19 a signal having first and second codes interleaved with each other. The apparatus
20 includes a correlator unit correlating the received signal with first and second reference
21 codes corresponding to the first and second interleaved codes, respectively, and
22 generating correlation signals. An even code detector coupled to the correlator unit
23 detects from the correlation signals one of the first and second codes, and outputs an even
24 code correlation signal. An odd code detector coupled to the correlator unit detects from
25 the correlation signals one of the first and second codes not detected by the even detector
26 and outputs an odd code correlation signal; and a processing unit processes the even and
27 odd correlation signals to provide timing information.

28 The above and still further objects, features and advantages of the present
29 invention will become apparent upon consideration of the following descriptions and
30 descriptive figures of specific embodiments thereof. While these descriptions go into

specific details of the invention, it should be understood that variations may and do exist and would be apparent to those skilled in the art based on the descriptions herein.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a conventional spread spectrum communication system.

Fig. 2 is a block diagram of a receiver that detects a signal having an interleaved code, according to an example of the invention.

Fig. 3 is a block diagram of the receiver shown in Fig. 2 showing the correlation unit, and even and odd detectors in greater detail, according to one aspect of the invention.

Fig. 4A depicts correlator timings of reference codes used in detecting a 1023-bit code.

Fig. 4B depicts correlator timings of reference codes used in detecting a 1024-bit code.

Fig. 5 is a graph showing odd and even correlations sums output from the odd and even code detectors shown in Fig. 3.

Fig. 6 is a graph showing the odd and even correlations sums of Fig. 5 delayed and combined.

Fig. 7A is a graph showing an example merit function of combining the odd and even correlations sums, in the presence of noise, by taking the product of the squares of the sums.

Fig. 7B is a graph showing an alternate merit function of combining the odd and even correlations sums, in the presence of noise, by taking the minimum of the square of the sums

Fig. 8 is a block diagram of the receiver shown in Fig. 2 showing the correlation unit, and even and odd detectors in greater detail and according to another example of the invention.

Figs. 9A and B are block diagrams of circuits for converting vector correlation sums to scalar correlation sums.

1 Fig. 10 is a block diagram of another example of the receiver shown in Fig. 2 that
2 uses scalar data.

3 4 DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 Preferred embodiments according to the present invention are described below
6 with reference to the above drawings, in which like reference numerals designate like
7 components.

8 The embodiments of the invention described here detect a combination of two
9 short codes. The two codes can be combined to achieve the performance of a much
10 longer code as described in a co-pending patent application entitled "Method and
11 Apparatus for Generating an Interleaved Code Structure," which is incorporated by
12 reference herein. For example, two codes of about one thousand bits in one millisecond
13 can be combined to make a composite code of two million bits in two seconds. This
14 provides one code alignment every two seconds, and increases the noise tolerance two-
15 thousand-fold, which may be necessary if an enemy is jamming the communication links
16 over which the coded signal is transmitted.

17 Detection cost is generally proportional to the number of possible time (phase)
18 alignments. It either costs hardware to test the alignments simultaneously, or costs time
19 to test the alignments sequentially, or any combination of both. So detecting two
20 interleaved short codes of lengths m and n has a cost proportional to $2 \cdot (m+n)$, whereas
21 detecting a conventional code of equal length, and thus, of equal noise tolerance, has a
22 cost proportional to $2 \cdot m \cdot n$, which is generally much greater. For example, if $n=1000$ and
23 $m=1001$, the cost factor for the interleaved code is 4002 and the cost factor for the non-
24 interleaved code is 2002000.

25 Not only does the longer code cost more, but in the transmission methods using
26 two signals, both a long and short signal such as in the GPS system, the cost of detecting
27 the short code must be added, although it may reduce the cost of detecting the long code.

28 Also, processing two kinds of signals requires two kinds of detection logic, and
29 is a two-operation process with more opportunities to fail. Here, only one kind of signal
30 is used, and both short codes are detected at the same time with similar logic.

0071150-11300

The Interleaved Code Structure co-pending patent application describes a method of constructing a long pseudorandom code from one or two short pseudorandom codes, and a method of generating such a code in a transmitter. The present invention is directed to methods and apparatuses for detecting such codes, such as in a receiver.

Overview of Receiver

The receiver receives a signal in which at least two codes have been combined to form a longer code. The constituent codes are generally shorter than the longer composite code, and generally have lengths of m and n symbols, respectively. A symbol can be what is known as a “chip” or a “bit.” Preferably, m and n are mutually prime, such as $m=n+1$, although the invention is not limited to such code lengths. In the examples discussed below, $m=n+1$, and the sequence of the second code, of length m, is identical to the sequence of the first code, of length n, except that an additional chip is added to the m-length code, thereby making the second code different only in length. Although some receivers require processing of I and Q samples, and receivers typically sample at twice the chip rate, for the purpose of simple illustration the examples described below only sample once per chip, unless otherwise noted.

In the examples discussed below the transmitter has interleaved an “odd” code that is 1023 bits long with an “even” code that is 1024 bits long. This produces a composite code that is $2 \cdot 1023 \cdot 1024 = 2,095,104$ bits long. Here, the symbol rate, or in this case the “chip” or “bit” rate is 10.23 MHZ. To get a convenient code period of exactly 0.2 seconds, the transmitter can remove 24,552 bits from each end of the composite code. This generates a code 2,046,000 bits long, and hence, has a period of 0.2 seconds. Using modular arithmetic, the odd code must start at bit 0, and the even code at bit 1000, so that the first bit pair of the truncated code will be pair 24,552 of the untruncated code. Here, all code positions are counted from zero. The invention is not limited to these codes of these lengths, and they are discussed here simply to illustrate various aspects of the invention.

A block diagram of a receiver according to the invention is shown in Fig. 2. The receiver 20 receives an interleaved code signal and sends it to a correlation unit 21 that correlates the received signal with a reference code generated by reference code generator 22. The correlator unit here includes two groups or banks of correlators, one for each

1 short code transmitted. Each group of correlators receives a reference code from the
2 reference code generator 22, where the reference codes correspond to the two short codes
3 used to generate the longer interleaved code. In this example, two reference codes are
4 generated, one for each short code transmitted. Although, since the two short codes are
5 identical except for a slight difference in length, one reference code generator that
6 generates the 1023-chip short code can be used if the generator is controlled to account
7 for the timing differences in the code due to the different code lengths. In this example,
8 the reference code generator 22 generates a first reference code 1023 chips long (the odd
9 reference code), and a second reference code 1024 chips long (the even reference code).

10 One correlator bank uses a 1023-chip cycle and outputs to the odd code detector.
11 The other bank uses a 1024-chip cycle and outputs to the even code detector. The
12 receiver's timing can de-interleave the received chips into "odd" and "even" data streams,
13 but the de-interleaving can sometimes be wrong. The "odd" data streams may actually
14 carry the even short code, and vice versa. Because of this, each bank of correlators
15 processes both "odd" and "even" data streams, and this doubles the number of correlators
16 needed. Each correlator in each of the banks of correlators detects a different phase of
17 the short code. An analysis of the correlator outputs will determine, first, which one is
18 the "odd" code and which is the "even" code (the interleave position), and second, the
19 phase difference between these two codes at the time of the correlation. From this
20 information, the time of the beginning of the longer composite code can be determined.

21 The receiver includes an odd code detector 23 and an even code detector 24, both
22 of which receive the correlation signal outputs of the correlation unit 21. The odd code
23 detector 23 may detect the odd code in position P_{odd} , one of 1023 phase positions in either
24 the odd or even data. The even code detector 24 may detect the even code in position
25 P_{even} , one of 1024 phase positions in either the odd or even data. That is, bit P_{odd} of the
26 odd code and bit P_{even} of the even code are detected to be aligned in the same bit pair,
27 which will be referred to here as the reference bit pair. If the de-interleaving is found to
28 be reversed, the timing is adjusted. The receiver includes a processing unit 25 that
29 determines the phase of the long code from the timing of the reference bit pair, and can
30 calculate the time when the composite code began, using the well-known Chinese
31 Remainder Theorem, as follows. First, $1024 \cdot P_{\text{odd}} - 1023 \cdot P_{\text{even}}$ is calculated. If this is

negative, the processing unit adds the untruncated code length 2,095,104. It then subtracts the number of bits removed from the beginning of the code (i.e., 24,552) if the transmitted code has been truncated. The result is that the position of the reference bit pair from the beginning of the composite code is determined. The processing unit 25 includes a delay unit 26, that receives the correlation sums output from the even and odd code detectors 23 and 24, and delays one of those sums to align them. The delay unit 26 outputs the aligned sums to a merit function unit 27 that applies a merit function to the sums, and outputs a merit signal. A time/ranging unit 28 determines the phase of the long code (its time of arrival) according to timing of the aligned sums if the merit function exceeds a threshold. A time of arrival measured according to the receiver's timing is sometimes referred to as a pseudorange.

Receiver Structure

A more detailed illustration of the receiving circuits, according to one aspect of the invention, is shown in Fig. 3, and the receiver structure is described below with reference to Fig. 3.

Sampling

A received signal is demultiplexed by a demultiplexer 30 into odd and even samples, with the even samples delayed by one clock, so that one odd sample and one even sample can be processed for each 5.115 MHz clock pulse. Before the codes are detected, the receiver has not determined which samples correspond to the odd code and which correspond to the even code, so the odd/even labeling at this point is only arbitrary and tentative. Figure 3 shows a generic demultiplexer and any circuit that divides the received signal into different sets of samples, sampled at the appropriate sample rate, can be used.

Correlation

Each of the two sets of samples output from the demultiplexer 30 is processed by one of the banks of correlators 31. Here, each bank includes 1023 correlators, one for each chip position in the 1023 code, and each position in the 1024 code except for one chip. The fact that one chip position out of 1024 is not correlated will be negligible as the correlation results are summed over the entire period of the long code. Alternatively, one of the banks of correlators could include m correlators while the other includes n

1 correlators. Also, more correlators can be used if the signals are sampled at higher than
2 the symbol rate.

3 The chip clock is has a rate of 10.23MHz in this example. This chip clock is
4 reduced to a 5.115 MHZ rate by a divide by 2 circuit 29. Reference code generators 32
5 are clocked at this 5.115 MHZ rate because that is the chip rate of each component code.
6 In this example, two reference code generators 32 are used, one to generate a 1023 code,
7 and another to generate a 1024 code.

8 Because the even code (the 1024 code) is identical to the odd code (the 1023
9 code) except for the last chip, the even code will still correlate strongly with the 1023
10 chip reference code. Accordingly, a single 1023-chip reference code generator can be
11 used to supply a reference code to both banks of correlators, with perhaps some memory
12 to handle the timing of the code. Figs. 4A and 4B show the delayed outputs in an
13 embodiment using only a single reference code generator. In Fig. 4A the 1023 code is
14 output with delays of 0, 1, 2, 3, ... clock cycles, or chips, and these delayed odd code
15 sequences are labeled O0, O1, O2, etc. The reference code generator 32 outputs the 1023
16 chip code, with chips labeled in the figure as 1 through 1022. The reference code
17 generator 32 supplies one of the banks of correlators with successive sequences of the
18 1023 chip code as shown in Fig. 4A. In this alternative embodiment, in which only a
19 single reference code generator is used, the other bank of correlators is also supplied the
20 same 1023 chip code, with the delayed sequences labeled E0, E1, E2, etc., as shown in
21 Fig. 4B. However, the reference code generator here must control the timing of the
22 output of the sequences supplied to the bank of even correlators so that successive
23 sequences are delayed by one chip to correspond to the 1024 chip timing in the even
24 code. Here, the 1023 code sequences shown in Fig. 4A dashed lines correspond to the
25 1024 code sequences shown in Fig. 4B with dashed lines, to illustrate that the same code
26 generator can be used to generate both reference codes. This method allows a single
27 reference code generator be used to supply reference codes for two different codes.

28 Referring again to the embodiment shown in Fig. 3, the reference codes are
29 delayed by 0, 1, 2 .. 1022 clocks for the 1023-chip reference code, and by 0, 1, 2 .. 1023
30 clocks for the 1024-chip reference code. These delayed reference code signals are
31 supplied to the correlators 31. Accordingly, each correlator within a bank of correlators

097155.11300

1 is supplied with one of the delayed reference code signals, and hence, each correlator
2 corresponds to a specific delay.

3 In other words, each delayed reference code signal is correlated, in one of the
4 banks of correlators, with the odd signal samples. In the other bank of correlators each
5 delayed reference code signal is correlated with the even signal samples. Each correlator
6 is dumped (the sum output) and reset when the corresponding delayed reference signal
7 reaches the end of its reference code (i.e., every 0.2 msec, approximately). Because of
8 the delays, two correlators, one from each bank, are dumped at each 5.115 MHZ clock
9 pulse. A modulo 1023 counter 39 is synchronized to the reference code generator 32, and
10 indicates which pair of correlators is currently being dumped (also referred to here as the
11 correlator position, or the phase position). These correlators in the two banks detect both
12 1023-chip and 1024-chip codes, because the codes are nearly identical.

13 The detected 1023-chip correlator position can be labeled as “odd” and taken as
14 a reference position since its strong correlation signal will constantly appear at the same
15 time delay. The detected 1024-chip correlator positions will then be “even” and rotating
16 in a “lag” direction as discussed above. The current “even” position relative to the
17 reference “odd” position will at any time indicate the current place in the 0.2 second code
18 period, with the actual dump timing providing time resolution to within one 10.23 MHZ
19 cycle. In effect the pair of “odd” and “even” positions determine the phases of the two
20 shorter codes, and hence, determine the phase of the long code.

21 *Code Detectors*

22 Each of the data paths shown by double-lined arrows in Fig. 3 represents two data
23 items (one odd code data item, and one even code data item) for each 5.115 MHZ clock
24 pulse. The receiver includes an odd code detector 33 and an even code detector 34. The
25 odd code detector 33 at the top of the diagram detects the odd code (e.g., the 1023 code),
26 and the even code detector 34 at the bottom of the diagram detects the even code (e.g.,
27 the 1024 code). Since the receiver has not determined which samples are actually even
28 or odd when the code detectors receive the outputs of the correlators, each detector
29 processes both odd and even samples.

30 Alternatively, the receiver can start with the odd code detector processing only the
31 samples referred to here as the odd samples and the even code detector processing only

the samples referred to here as even samples. If nothing is detected, the receiver can switch the data flow so that the odd code detector processes even samples and the even code detector processes odd samples. This alternative would reduce the cost of the memories and adders by one-half because each detector would only process one set of samples. However, this alternative would require twice as long to determine the correct odd/even labeling. It would also be more difficult to recover when the initial decision is wrong.

In yet another alternative, the two component codes can be completely different if the odd/even switch is made at the demultiplexer and two reference code generators are used, in which case each detector need only process one set of samples at the same time.

The odd code detector 33 and even code detector 34, according to one aspect of the invention, include an odd rolling sums memory 35 and an even rolling sums memory 36, respectively. Each rolling sum memory stores a rolling sum for each correlator in each bank of correlators. The rolling sums are produced by adding a correlator's current output with the corresponding rolling sum for that correlator stored in the rolling sum memory. Adder 37 performs this summing for the odd code detector 33, and adder 38 performs this summing for the even code detector 34. The odd rolling sums memory 35 is addressed according to a modulo 1023 count by modulo 1023 odd counter 39. The even rolling sums memory 36 is addressed according to a modulo 1024 count by modulo 1024 even counter 40.

A counter 41 counts modulo 1024 in response to an overflow output from modulo 1023 counter 39, and a counter 42 counts modulo 1023 in response to an overflow output from modulo 1024 counter 40. The current rolling sum output from adder 37 is stored in an odd sum delay memory 43 at an address based on the counts in modulo 1023 counter 39 and modulo 1024 counter 41. Similarly, the current rolling sum output from adder 38 is stored in an even sum delay memory 44 at an address based on the counts in modulo 1024 counter 40 and modulo 1023 counter 42. In the embodiment shown in Fig. 3, the sum delay memories 43 and 44 store all of the previous rolling sums generated in the odd and even code detectors, respectively, over the preceding long code period, e.g., over the preceding 0.2 seconds. However, the invention is not limited to storing all the

1 previous rolling sums for a full period of the long code, and alternatively, only a subset
2 of the rolling sums need to be stored in the sum delay memories.

3 A subtractor 45 subtracts from the current rolling sum the rolling sum stored in
4 the odd sum delay memory 43 that is delayed by 0.2 seconds, and outputs a difference
5 signal for the odd sample correlations. Similarly, a subtractor 46 subtracts from the
6 current rolling sum the rolling sum stored in the even sum delay memory 44 that is
7 delayed by 0.2 seconds, and outputs a difference signal for the even sample correlations.

8 Here, the rolling sums output from the sum delay memories 43 and 44 are the
9 oldest rolling sums stored in those memories and have been delayed by the period of the
10 long code, in this case 0.2 seconds. The size of the sum delay memories is chosen so that
11 the oldest rolling sum stored in those memories corresponds to a delay of those sums
12 equal to the period of the long code. Alternative methods and structures can be employed
13 to output the rolling sum that is approximately one long code period old.

14 The difference signals output from the even and odd code detectors are supplied
15 to the processing unit 25 shown in Fig. 2 for processing to determine the phase of the
16 long code.

17 *Code Period Summing*

18 The code summing operations briefly described above will now be described in
19 more detail. The correlators in each bank of correlators 31 correlate the delayed reference
20 codes with the signal sampled according to one of the interleaved codes output from
21 demultiplexer 30. The receiver can achieve a very large coding gain by summing the
22 outputs of those two banks of correlators 31 over the 0.2 second long code period.

23 Considering first detecting the odd code, the receiver can individually sum each
24 of its correlators' outputs using timing based on the odd code's length, and one of those
25 sums will detect the odd code. That is, the correlation sum that represents a signal plus
26 noise will tend to be larger than the other correlation sums that represent noise only. This
27 is because only one of the delayed reference codes will closely match the odd code in the
28 received signal, and hence, will correlate strongly with the incoming signal. The
29 correlator performing that correlation will output a strong correlation signal compared to
30 the other correlators. As the output of that correlator is summed over time, the sum will
31 tend to grow as the correlator's output is summed over the entire 0.2 second long code

period, because the odd code in the incoming signal will be delayed by a constant amount in each instance of the odd code throughout the long code. In contrast, the sums of the other correlator outputs will not grow since they represent noise only.

Considering now detecting the even code, the receiver can individually sum each of its correlators' outputs using timing based on the even code's length, and one of those sums will detect the even code. Here, a second reference code generator is employed that outputs delayed 1024 chip reference codes and a second correlation unit similar to the 1023-chip correlator unit, but having 1024 correlators is used. Accordingly, the process for detecting the even code is similar to the process for detecting the odd code as discussed above.

Alternatively, the 1023-chip correlators can be used to correlate the 1024-chip code, because the even code too will correlate strongly with the 1023-chip reference code, since in this instance the even code is identical to the odd code except the odd code includes one additional chip. However, the resulting correlation signal will drift over time. Because the even code is interleaved with the odd code, and is one chip longer than the number of correlators used, each successive repetition of the even code in the received signal will strongly correlate with the 1023-chip reference code one chip later than does the previous instance of the even code. In contrast to the odd code correlation, which will produce a strong correlation at a constant delay position, the even code correlation will produce a strong correlation signal that will appear to drift or lag the previous correlation by one chip. Accordingly, an equal number of additional sums can be formed by rotating the correlators' signals one position, or chip, per dump period in the lag direction, and one of these sums will detect the "even" code. Rotating the correlators in the lag direction is necessary because the 1024-chip code, i.e., the even code, is correlated with the 1023-chip correlators, so that successive correlators output a strong correlation signal each time the even code is correlated.

This raises the question: how does the receiver know when to start and end these summations, before it discovers the phase of the code period? This decision can be postponed by using what is referred to here as "rolling sums." Storage for the rolling sum, according to this aspect of the invention, must be at least one bit longer than is needed for storing the greatest actual sum. The rolling sum accumulates a correlator's

output, and is allowed to overflow. In Fig. 3 the rolling sum memories 35 and 36 each can include two memories, one for each bank of correlators 31. A rolling sum is stored in each rolling sum memory of memories 35 and 36, for each correlator in the bank of correlators. Accordingly, each rolling sum memory in memory 35 has 1023 locations for storing rolling sums for the correlators in the correlators unit 31, in this example.

The receiver shown in Fig. 3 also stores each of the odd and even rolling sums in sum delay memories 43 and 44, respectively. Each of those sum delay memories includes two memories, one corresponding to each of the two banks of correlators 31. Alternatively, the receiver can sample each rolling sum periodically, and store the sampled rolling sums in the sum delay memories. The sum delay memories remember the previous rolling sums, e.g., 1, 2, 3.. samples earlier, up to 0.2 second earlier. Each time that the receiver samples the rolling sum it subtracts the 0.2 second earlier sum stored in the sum delay memory from the current sum to determine the actual sum for the most recent 0.2 second code period.

The receiver can ignore any overflow in calculating the rolling sum because the binary arithmetic operations that are employed operate with a modulus (a power of two) that is larger than the actual sum. This means that an extra bit is needed at the most-significant end of the storage memory. Accordingly, the current rolling sum is modulo subtracted from the oldest rolling sum stored in the sum delay memory. The result is the change in the correlation power for a specific code phase measured over the length of the long code, e.g. 0.2 seconds.

Rolling Sum Computation

The method for computing a rolling sum, according to one aspect of the invention, will now be described in detail.

The odd code detector 33 computes rolling sums as follows. Each location in rolling sum memory 35 stores an odd rolling sum and an even rolling sum. The modulo 1023 counter 39 addresses memory odd rolling sum memory 35. When the count in the mod 1203 odd counter 35 equals v , the odd correlator in position v of correlator unit 31 is dumped, and the correlation value output is added to the odd rolling sum read from location v of memory 35. A new rolling sum is then written to the same location of memory 35, replacing the old sum. In a similar manner, the even correlation value from

correlator position v is added to the even rolling sum at location v of memory 35. The 2046 rolling sums in memory 35 are never reset, but rather they are allowed to overflow, as discussed above.

The even code detector 34 computes rolling sums in a similar manner, but uses modulo 1024 even counter 40 to address even rolling sum memory 36. But since the modulus of counter 40 is 1024, which is one more than the number of correlator positions (i.e., 1023), these rolling sums will be rotated with respect to the even rolling sums. These sums are aligned with the timing of the 1024-bit codes, but since each correlation processes 1023 bits, the last bit of the "even" code is skipped.

Sum Sampling Timing

A modulo 1024 counter 41 counts in response to the output of modulo 1023 counter 39. Accordingly, the 1024 counter 41 and modulo 1023 counter 39 in combination count to $m \cdot n$, or $1024 \cdot 1023 = 1,047,552$. Each memory in the odd rolling sum memory 35 has 1023 storage locations and are addressed by counter values of the modulo 1023 counter 39. The odd rolling sum delay memory 43, in this example, has as many storage locations as rolling sums that are produced in one long code interval. The complete long code includes 1,047,552 chips, and the same number of rolling sums will be produced. Accordingly, each memory of the odd rolling sum delay memory 43 shown in Fig. 3 has 1,047,552 locations, and is addressed by values of both the modulo 1023 counter 39 and modulo 1024 counter 41.

Alternatively, if the long code is truncated, such as to have a period of 0.2 seconds, a fewer number of rolling sums will be produced and the sum delay memories will require fewer memory locations.

Considering now the even code detector, a modulo 1024 counter 40 and a modulo 1023 counter 42 counts in response to the output of modulo 1024 counter 40. Accordingly, the 1024 counter 40 and modulo 1023 counter 42 in combination count to 1,047,552. Each memory in the even rolling sum memory 36 has 1023 storage locations and are addressed by counter values of the modulo 1024 counter 40. The even rolling sum delay memory 42 has the same number of storage locations as the odd rolling sum memory 43 discussed above.

Actual Sum Computation

The subtractors 45 and 46 subtract a prior rolling sum for a specific correlator from the current rolling sum for that correlator, and output correlation difference signals. The prior rolling sum is read out of a sum delay memory and is the rolling sum generated one long code period prior to the current rolling sum. The sum delay memory serves to delay the rolling sum by one long code period. Storing the prior rolling sums allows the code detectors to determine the difference between the current rolling sum and a prior rolling sum so that the change in the rolling sum can be determined over one long code period. By determining the change in a rolling sum over the period of the long code the code detectors do not need to begin and end correlation summations precisely when the long code begins and ends. Accordingly, the receiver can determine sum correlation values over a long code period without knowledge of the beginning and ending of the long code period, which is unknown when the sums are computed. This also allows the rolling sum memories to accumulate the sums without the need to keep track of the beginning and end of the long code periods.

Considering Fig. 3, in the odd code detector 33, the odd sum delay memory 43 is addressed by the counts from modulo 1023 counter 39 and modulo 1024 counter 41. Considering some time "t" when the odd rolling sum is produced by adder 37, that rolling sum is stored in odd sum delay memory 43 at the location addressed by counters 39 and 41. However, before the current rolling sum is written to that location in odd sum delay memory 43, the rolling sum already stored in that location is read and supplied to the subtractor 45. That earlier rolling sum read out of the odd sum delay memory 43 is the rolling sum for that same correlator that was produced one long code period earlier. This is so because, in this example, the size of the odd sum delay memory 43 is chosen to match the length of the long code's period.

The even code detector operates in the same manner, but the even sum delay memory 43 is addressed by the counts from the modulo 1024 counter 40 and modulo 1023 counter 42.

Alternatively, the sum delay memories 43 and 44 can be a different size, but controlled to read out the rolling sum that has been delayed approximately by the period of the long code.

The correlation difference signals output from subtractors 45 and 46 are supplied to the processing unit 25 to determine timing information about the long code as discussed in more detail below in under the heading *Processing Unit*.

An example of correlation difference signals output from even and odd subtractors 45 and 46 is shown in Fig. 5. For ease of illustration, short codes of length 10 and 11 are considered. In Fig. 5 correlation difference signals for the odd code signal of length 11 are shown on the top of the figure, and correlation difference signals for the even code signal of length 10 are shown on the bottom of the figure, and for illustration purposes are shown inverted. In this example, the composite long code does not repeat, and results in a triangular shaped series of correlation difference signals.

Local Timing, and Arrival Time Calculation

A modulo 1000 counter 47 extends the counting of the modulo 1023 counter 39 to a period of 0.2 second, or to a frequency of 5 Hz. Additional counters can be added to count seconds, minutes, hours, etc. Accordingly, counters 39 and 47 form the beginning of a counter chain to define local time. If the count in modulo 1023 counter 39 is designated "OC" and the count in modulo 1000 counter 47 is designated "D," then together, counters 39 and 47 count the 10.23 MHZ clock pulses, where the clock count is $CC = 1023 \cdot D + OC$ modulo 1,023,000. Counters 39, 40 and 47 are used to calculate the time of arrival of the even and odd codes when detected by the receiver. Using this timing information and knowing the phases of the short codes, the receiver can detect the phase of the composite long code, and determine the beginning of the long code using the method discussed above under the heading *Overview of Receiver*. When the receiver is able to make a sufficient number of such calculations that agree, the signal timing is reliably detected.

Processing Unit

The processing unit 25 shown in Fig. 2 includes a delay unit 26, a merit function unit 27 and can include a ranging unit 28.

The delay unit 26 receives the correlation difference signals from subtractors 45 and 46, and delays one of those signals by a predetermined amount in an attempt to align the even and odd correlation difference signals. The delay unit outputs the delayed correlation difference signal and the other correlation difference signal, collectively

referred to here as the delayed correlation sums. The delay is necessary because the even and odd codes are interleaved in the received signal. Delaying one of the codes for one chip accounts for the interleaving timing. For example, the delay unit can delay the odd correlation difference signal by one chip in an attempt to align it with the even correlation difference signal.

By delaying the odd code by one chip will cause one pair of the correlation difference signals to align with one another. If the delayed correlation sums signals are combined, the correlation sums that are aligned will have a magnitude much larger than the sums that are not aligned. The merit function unit 27 combines the delayed correlation sums and applies a merit function to the combination to determine if a pair of sums meets a predetermined threshold.

The merit function unit 27 can combine and evaluate the delayed correlation sums using many different types of merit functions. Two examples are provided here, but it is understood that other types of merit functions can be used. In a first example, the merit function unit 27 multiplies the squares of the delayed correlation sums and determines if the product exceeds a predetermined threshold. Fig. 6 shows the result of applying this merit function to the correlation difference signals shown in Fig. 5. The product of the squares of the aligned pair of correlation sums will exceed the threshold because it will be the only pair of sums that are aligned. Since the other sums are not aligned they none of the sums alone, even if squared, will exceed the threshold. This is shown in Fig. 6, with the product of the squares of the aligned pair appearing in the center of the graph, with an amplitude that far exceeds the other correlation sums that are not aligned. The product of the squares of the correlation sums that exceeds the threshold will give the phase of the long code. Accordingly, the long code is then detected when one of the pairs of correlation sums, when the merit function is applied to it, exceeds the predetermined threshold.

Fig. 7A shows an example of taking the product of two squared outputs when noise is present. Again, the data point in the center of the graph has a value that far exceeds the other data point values, and hence, corresponds to the detected pair of correlation sums.

Another example of the merit function is to take the minimum of the squared delayed correlation sums. Fig. 7B shows an example of this second exemplary merit function, applied to a signal where noise is present. Here, the data point in the center of the graph has a value that far exceeds the other data point values, and hence, corresponds to the detected pair of correlation sums.

Knowing the phases of the short codes, the Chinese Remainder Theorem can be applied to detect the beginning of the long code if it is desired to know that phase of the code. Depending on the strategy chosen, the calculation based on the Chinese Remainder Theorem might be done as part of the design process, or might be done in the receiver for each detection process.

If the receiver is designed to look for a pair of correlation sums with a fixed phase difference, preferably then the phase difference is known before the receiver is built, and the Chinese Remainder Theorem calculation, or an equivalent derivation, can be performed at the time the receiver is designed. That is, by design the start of the long code relative to the timing of the pair of correlation sums will be fixed. By delaying one of the correlation outputs with a predetermined fixed delay before processing the two outputs with a merit function, only correlation pairs having a corresponding fixed phase difference will be detected, and the pre-computed Chinese Remainder Theorem calculation will always apply.

Alternatively, the receiver can be designed to detect a pair of correlation sums with any phase difference, as opposed to a predetermined phase difference. For example, the receiver can be designed to first find a correlation sum that exceeds some threshold, then find another correlation sum from the other output that is greater than or equal to the first correlation sum, or perhaps that also exceeds the same threshold. The double threshold function can either perform the merit function, or it can be used as a preliminary test preceding a merit function. In either case, the receiver does not determine the phase difference until after the merit function produces a detection. This type of receiver must perform a Chinese Remainder Theorem calculation, or equivalent derivation, after each detection to interpret the result. In the case where the code lengths are n and $n+1$ symbols, this would proceed as discussed above. In the more general case where the codes have lengths of m and n symbols, every possible result can be pre-

DOCTEST 450

1. computed, and recorded in a table available to the receiver so it can look-up the long code
2 phase for any given short code phase difference.

3 *Alternatives*

4 The example shown in Fig. 3 stores every rolling sum generated in sum delay
5 memories 43 and 44, allowing for the difference correlation signals to very accurate
6 reflect the sum of the correlations over the entire long code period. However, such
7 accuracy is not always needed. It may be sufficient that when the merit function is
8 applied to the correlation sums that the merit function value for the aligned pair of
9 correlation sums exceed the value of all the other sums. Accordingly, not all the rolling
10 sums need to be stored in the sum delay memories. Only enough rolling sums need to be
11 stored so that a prior rolling sum that is computed relatively close in time to the rolling
12 sum computed one long code period before the current rolling sum is available. The
13 apparatus shown in Fig. 8 stores far fewer than all of the rolling sums that are generated
14 during one long code period. It reduces the number of rolling sums stored, and hence,
15 the required storage capacity of the sum delay memories thirty-one fold.

16 The cost saving alternative shown in Fig. 8 samples fewer than all the rolling
17 sums and stores only those samples. Fig. 8 shows an apparatus that will accomplish this
18 savings, by eliminating counters 41 and 42 and adding modulo 31 counter 48 and modulo
19 32 counter 49. As shown in Fig. 8, modulo 31 counter 48 counts in response to the
20 modulo 1024 even counter 40, and modulo 32 counter 49 counts in response to the
21 modulo 31 counter 48. The count values of modulo 32 counter 49 are supplied to the odd
22 sum delay memory 43 and the even sum delay memory 44.

23 The modulo 31 counter 48 and modulo 32 counter 49 are used to control the
24 sampling and delaying of the odd and even rolling sums for storing in the sum delay
25 memories. The period of counter 49 is $1024 \cdot 31 \cdot 32 = 1,015,808$ bit pairs, or 2,031,616
26 bits, or just 1.4 msec short of the 0.2 second code period. Each time counter 48
27 completes a cycle, the odd and even rolling sums are sampled for one cycle of modulo
28 1024 counter 40 so that each rolling sum is sampled once. The sample timing logic is not
29 shown. The modulo 32 counter 49 is incremented for each such sampling interval, and
30 there are 32 sampling intervals in nearly each code interval. The result of this sampling
31 is that the sum delay memories are reduced in size thirty-one fold.

At some point at or prior to applying the merit function unit 27 applying merit function, the in-phase (I) and quadrature (Q) components of the correlation sums need to be combined. The correlation sum data are initially treated as vectors with I and Q components, and at some summing length called the predetection interval (PDI), are converted to scalar form. Ideally, the I and Q components of the 1023-chip and 1024-chip codes should be combined as shown in Fig. 9A. In Fig. 9A the I components of the 1023 and 1024-chip codes are supplied to adder 90 and the Q components of those codes are supplied to adder 91. Each adder supplies a sum that is squared by squaring units 92 and 93. The squares are added by adder 94 to output a scalar value. However, combining the I and Q components as shown in Fig. 9A is not possible when the PDI is less than the code length. Instead, the even and odd code detectors 33 and 34 must each convert the vector sums to scalar sums as shown in Fig. 9B after forming the sums at the PDI length and before assembling those sums into code-length sums. In Fig. 9B the I and Q components are each squared by squaring units 95 and 96, and those squares are added together by adder 97. Optionally, the square-root of the sum is taken by square root unit 98, which outputs a scalar value.

The process of making increasingly longer sums is shown in Fig. 10, which shows an alternative system to the even and odd code detectors and counters shown in Fig. 3. The counters that provide addressing to the memories are not shown in Fig. 10 to simplify the diagram. The moduli of the counters corresponds to the memory sizes (i.e., the number of data samples) indicated in Fig. 10. The memory sizes also relate to the amount of delay, in this case in half-bits or half-chips, for data passing through the memory. In Fig. 10 each of the memory sizes has a factor of four because there are four data samples per chip pair. The top of Fig. 10 shows the odd code detector, and the bottom of the figure shows the even code detector. The components shown to the left of the vector magnitude (VM) units 108 and 109, process vector data, and the components to the right of the VM units process scalar data. The system shown in Fig. 10 operates in a similar manner to the system shown in Fig. 3, and although there are more memories in the system of Fig. 10, the memories are smaller because scalar data requires less storage space than vector data.

In Fig. 10 the banks of correlators shown in Fig. 3 sum the correlations for 1023-chip intervals, starting the intervals at all possible times, in this instance at half-chip increments. The components shown on the left side of Fig. 10, namely, adders 100 and 101, 4x1023 and 4x1024 delay memories 102 and 103, 4x1023x25 and 4x1024x27 delay memories 104 and 105, and subtractors 106 and 107, add 25 or 27 of these sums to make longer sums, for 25 repetitions of the 1023-chip code and for 27 repetitions of the 1024-chip code. In this example 25 and 27 repetitions correspond to the desired PDI. These numbers are used, because 25 is a factor of 1000 and 27 is a factor of 999. Other nearly-matching factors, such as those indicated in Table 1 below, also can be used.

Repetitions for the 1023-chip code	Repetitions for the 1024-chip code
1	1
2, 4	3
8, 10	9
25	27
40	37
100, 125	111
250, 500	333
1000	999

Table 1

The 25- and 27-repetition intervals also can start at all possible times. The VM units 108 and 109 convert the 25- and 27-repetition sums from vector form to scalar form, using the arrangement shown in Fig. 9B, either with or without using the square-root unit 98.

The adder 110, 4x1023 delay memory 112, 4x1023x1000 delay memory 114 and subtractor 116 operate to add 40 of the 25-repetition sums to generate sums for 1000 repetitions of the 1023-chip code. The adder 111, 4x1024 delay memory 113, 4x1024x999 delay memory 115 and subtractor 117 operate to add 37 of the 27-repetition sums to generate sums for 999 repetitions of the 1024-chip code. Again, the 1000- and 999-repetition intervals can start at all possible times. The delay unit 26 is adjusted to

1 compensate for the different processing delays of the even and odd code detectors shown
2 in Fig. 10.

3 Having described preferred embodiments of an interleaved code detector, it is
4 believed that other modifications, variations and changes will be suggested to those
5 skilled in the art in view of the teachings set forth herein. It is therefore to be understood
6 that all such variations, modifications and changes are believed to fall within the scope
7 of the present invention as defined by the appended claims. Although specific terms are
8 employed herein, they are used in their ordinary and accustomed manner only, unless
9 expressly defined differently herein, and not for purposes of limitation.

0971155-11300